Foundation Express translates a Verilog description to an internal format. Specific aspects of this process can be controlled by special Foundation Express compiler directives in the Verilog source code. These directives are treated as comments by Verilog simulators and do not affect simulation.
Foundation Express compiler directives and their effect on translation are described in the following sections of this chapter.
