Figure 3.18 Xilinx Design Manager