Figure 4.2 HDL (Verilog/VHDL) Design Entry and Synthesis

HDL (Verilog/VHDL) Design Entry and Synthesis figures/x8463.gif