Figure 5.1 Mixed Schematic and VHDL Design with VHDL on Top

Mixed Schematic and VHDL Design with VHDL on Top figures/x8461.gif