Figure 1.5 HDL (Verilog/VHDL) Design Entry and Synthesis

HDL (Verilog/VHDL) Design Entry and Synthesis figures/x8460.gif