Figure 5.2 Design Entry for a Mixed Schematic and VHDL Design with VHDL on Top