Figure 5.9 Xilinx Design Manager