Figure 1.6 Mixed Schematic and VHDL Design with VHDL on Top