Figure 1.7 Mixed Schematic and VHDL Design with Schematic on Top