The Design Flow

The following figure shows the design flow for VHDL and Verilog design entry, functional simulation, synthesis, and timing simulation for all supported technologies.

Figure 4.1 HDL (Verilog/VHDL) Design Flow