Figure 4.3 Results in FPGA Express after Implementing a Verilog Design with Instantiated LogiBLOX