Figure 5.1 HDL Simulation Design Flow