Figure 3.1 No Output Register Inferred