VSS Simulation Flow
The VSS simulation flows appear in the following figure and the
“Back-annotation Simulation” figure
.
Figure 5.3 RTL Simulation
Figure 5.4 Back-annotation Simulation
