The design flow for designs containing a mixture of schematics and VHDL is illustrated in the following figure.