Most Xilinx simulation models are built with Mentor Graphics QuickPart tables. Flip-flops and memory elements are modeled with QuickPart tables and behavioral language models, while gates are modeled with QuickPart tables. All delay information is passed to Xilinx components through the routed EDIF, Verilog, or VHDL file.
