This chapter describes the files, programs, and Xilinx-supplied libraries you need to translate your HDL design using Synopsys FPGA Compiler or Design Compiler.
This chapter includes the following sections.