The Design Flow

The design flow for a top-level VHDL design with a schematic sub-module embedded within is illustrated in the following figure.

Figure 5.1 Mixed Schematic and VHDL Design with VHDL on Top